Forum Discussion
Altera_Forum
Honored Contributor
14 years agoI have defined a 'inout' in top module
data : INOUT std_logic_vector (15 downto 0); and then I call a component and use the data as bidiretional interface. port map (data_in=>data, data_out=>data,).