Forum Discussion
AUden
New Contributor
7 years agoI2C implementation in VHDL
Hey ! i am trying to implement i2c protocol using VHDL Language. In my Case Master is Arria V FPGA & Slave is ADV7182. The issue what i am getting is Acknowledgement. I am getting not Acknowledgem...
mfro
Occasional Contributor
7 years ago>> The issue what i am getting is Acknowledgement. I am getting not Acknowledgement.
How do you know that? Your code appears to be incomplete.
Check your state machine.
If you receive an acknowledge from the slave, it goes into state x"06" that takes you to the WHEN OTHERS case with your state machine getting stuck.