I want to know the Type declaration and signal declaration.

i want to know the type and signal declaration why it is use and what is these mean in VHDL coding? Thanks