Altera_ForumHonored Contributor12 years agoi don't understand these code,please help me i using hdlcoder to convert adaptive filter to vhdl and vhdl testbench,but some part of them i don't understand here SIGNAL Product_mul_temp : signed(47 DOWNTO 0); -- sfix48_...Show More
Altera_ForumHonored Contributor12 years agothe top code looks like saturation logic around the add. the second one is a multiply by 16.
Recent DiscussionsFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verificationFree Licence for Max+PlusII