Altera_ForumHonored Contributor12 years agoi don't understand these code,please help me i using hdlcoder to convert adaptive filter to vhdl and vhdl testbench,but some part of them i don't understand here SIGNAL Product_mul_temp : signed(47 DOWNTO 0); -- sfix48_...Show More
Altera_ForumHonored Contributor12 years agothe top code looks like saturation logic around the add. the second one is a multiply by 16.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?