Forum Discussion
New ContributorHPS Peripheral FPGA Clocks parameters
Thanks @aikeu
It sounds like you are saying that when Technical Reference Manual 2021.07.08 states on page 27-11 “If I2C 2 peripheral is routed to FPGA, use the input field to specify I2C 2 output clock frequency” it is meaning this field sets an input clock source frequency and not the output frequency on SCL.And that this input frequency is divided down by a value in register ic_con to get SCL frequency.
Reading further in Technical Reference Manual I do see that it says "The I2C controller can operate in standard mode (with data rates of up to 100 Kbps) or fast mode (with data rates less than or equal to 400 Kbps)."
Regular ContributorHi emery,
You can you can set the operating SCL output through the register ic_con, referring to the Cyclone V technical reference manual. The input clock source will be divided accordingly.
Thanks.
Regards,
Aik Eu
New ContributorThanks @aikeu
It sounds like you are saying that when Technical Reference Manual 2021.07.08 states on page 27-11 “If I2C 2 peripheral is routed to FPGA, use the input field to specify I2C 2 output clock frequency” it is meaning this field sets an input clock source frequency and not the output frequency on SCL.
And that this input frequency is divided down by a value in register ic_con to get SCL frequency.
Reading further in Technical Reference Manual I do see that it says "The I2C controller can operate in standard mode (with data rates of up to 100 Kbps) or fast mode (with data rates less than or equal to 400 Kbps)."
