How would you create infinite simulation loop in modelsim using erilog/ vhdl

This should make modelsim get stuck in an infinite loop in VHDL:

signal a : std_logic := '1';
signal b : std_logic := '0';
...
b <= a and not b;