How would you create infinite simulation loop in modelsim using erilog/ vhdl

I presume you are aware of the $stop and $finish directives in verilog?

Descriptions from the sutherland HDL reference:

$finish;

Finishes a simulation and exits the simulation process.

$stop;

Halts a simulation and enters an interactive debug mode.

Jake