How would you create infinite simulation loop in modelsim using erilog/ vhdl

Hi Jakob,

I wish this was only an assignment :)

I do thank you though and if you do have any other suggestions please do let me know.

thanks