How would you create infinite simulation loop in modelsim using erilog/ vhdl

You could just post your homework assignment for us. :)

You could create a task that contains your loop. Then just schedule the task to run at some predefined interval.

Jake