Forum Discussion
Abe
Frequent Contributor
7 years agoYou can create a basic testbench usign the Quartus university VWF editor and then have it generate VHDL/Verilog bench. Then modify the bench accordingly to read / write from files using textio library.