Forum Discussion

gomezramones's avatar
gomezramones
Icon for New Contributor rankNew Contributor
3 years ago
Solved

How to use Qsys in VHDL code

Hi I'm pretty new in the FPGA world. I want to use ADC pins that the MAX10 so to configure such pins I used Platform Designer (Qsys). Now I need to built a simple VHDL code to create the block but...
  • FvM's avatar
    FvM
    3 years ago
    qsys generates an instantiation template that can be copied to your top level vhdl entity.
gomezramones's avatar
gomezramones
Icon for New Contributor rankNew Contributor
3 years ago

and how do I see that instantiation template?? because when I click on HDL generates, it shows me this

  • gomezramones's avatar
    gomezramones
    Icon for New Contributor rankNew Contributor
    3 years ago

    At the end, I was able to find how to call the instantiation into my Top level entity. Thank you!