--- Quote Start ---
Hello, please I have problem with ModelSim SE peformance. I use Modelsim SE, my mixed-language design has 2 instances of RapidIO megafunction (they are crossed rx0 <= tx1 and rx1 <= tx0) and my own VHDL component. This is configured and made RapidIO transaction by Avalon-MM Master BFM, generated in QSYS. I compiled all the design files (RapidIO megafunction files are .vo) and when I run simulation, the simulation time 3us takes 1second normal real time, and it is too long for me, because I need simulate about 1 second simulation time (it is cca 3.8 days)... My PC configuration is Win7 64bit, 8GB RAM, Corei7 3.4GHz, SSD hdd. Please can someone help me or give me advice, how to solve this problem? How to improve Modelsim performance?
--- Quote End ---
This question is not really related to this thread ... since you're mainly concerned about Modelsim-SE performance.
The problem is that your design contains transceivers. I was recently simulating a design with several 5Gbps transceiver links controlled using a UART-to-Avalon-MM bridge. It took forever to simulate, since the relative speed of the UART at 1Mbps relative to the 5Gbps transceiver results in many many simulation deltas ... in the end I simulated a few basic transactions, and then went to hardware for further testing. The simulation was performed using Modelsim-SE on a machine with 8 cores and 16GB RAM ...
So, my recommendation is, use simulation to check that you have no fundamental issues (no red in the simulation), and then test in hardware and use SignalTap II to trace any interesting details.
Cheers,
Dave
Honored Contributor
