How to time constrain output pin connected to input pin on the same FPGA (design) ?

Hello, My design has output pin SYNC_OUT and input pin SYNC_IN, both synchronous, clocked by same clock. Pins connected externally on PCB with known max and min board delay. How do I cons...