How to tell timing closure is achieved? How to create real timing constraints?

I'm working on a Max 10 FPGA that implements a SPI master and a Manchester encoder/decoder. The decoder looks for transitions in the middle of each bit to recover the data clock. The SPI clock is 1/...