Forum Discussion
Altera_Forum
Honored Contributor
7 years ago+ isn't defined for std_logic_vector. You have signed sine table, why not using signed variables?
+ isn't defined for std_logic_vector. You have signed sine table, why not using signed variables?