How to solve DDR_core_clock and DDR_phy_clock setup time violate ?

I am platform designer, not so familiar with timing. I use QSYS to have a FPGA design, however, I always have some timing violation between DDR core clock and phy clock. but I can't add pipeline br...