Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

How to simulation PLL in ModelSim-Altera ?

Hi, All. I'm trying to run simulate PLL for Cyclone(I) unsuccessful. What I use? QuartusII v11sp1 (last version that support CycloneI), ModelSim Altera Starter edition 6.6. Assignment - Sett...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Gate level mode uses the netlist - which would include the pll in compiled form and not simulatable. The VHDL code will include a PLL model

WHy do you need to simulation the PLL? the model runs very slow and if all you need is a clock then you can just generate it yourself ina testbench.