Altera_ForumHonored Contributor14 years agoHow to set setup and hold time? I find SDC file doesn't have constraints for input/output setup/hold. Instead, it has constraints of input/output delay. I think the negative value of input delay represents setup time, while ...Show More
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer