How to set SDC constraints with respect to a clock from pll clock mux inputs?

I have two pll clock muxes.Each of them has two different inputs Outputs from these plls are fed to another mux which selects the input clock to my logic. I want to set max skew,max delay and min d...