How to remove the glitch like this?

I want to design a control module to scan a image sensor chip. In the design, it needs three clock signals as: load_ck, shift_ck, CK. For scanning each pixel, it cost 32 basic clock cycles, dur...