How to make all Verilog files being recognized as SystemVerilog files?

Hi All, How to make all Verilog files in the Quartus-II Project being recognized as SystemVerilog files? Could it be done in the Project Settings? Where? Is there some special TCL command...