Forum Discussion

Honored Contributor

11 years ago

How to make a rtl simulation of design using megafunctions

Hi, I am simulating with "ModelSim SE-64 10.2a" a design made in "Quartus II 64-bit 13.1.0" for a stratix V device The design includes some Altera megafunctions generated with megafuncion wizar...

Altera_Forum

Honored Contributor

11 years ago

Hi, i think i have found the problem in another post, http://www.alteraforum.com/forum/showthread.php?t=33885&pp=10 (http://www.alteraforum.com/forum/showthread.php?t=33885&pp=10), what i didn't mention here yet (bad from my side) is that the top level code was done with schematics, so it seems that i need to convert it to vhdl

Forum Discussion

How to make a rtl simulation of design using megafunctions

Recent Discussions

USB-BlasterII mounts as "USB-Blaster variant"

Duplicate_hierarchy_depth / duplicate_register

Quartus messages web search goes to Intel

how to reduce clock skew between synchronous clock

Quartus - Users getting license Notification with new license applied