How to make a averager in VHDL

I have just readed a piece of VHDL code. It is used to average the signal value from AD(14 bit). The code i write below here： process(CLK80) begin if(CLK80'event and CLK80='1...