How to instantiate or infer glitch free clock mux for Stratix10 device?

Hi, I tried using clock control IP for Stratix10 device for clock mux logic but what I see in post-fitting netlist is that clock mux is mapped to ALUT. Does Stratix10 device has hard glitch free c...