Forum Discussion
Altera_Forum
Honored Contributor
13 years agoThe VHDL procedure is ieee.math_real.uniform(seed1, seed2, rand).
Seed1 and seed2 are positive types, with rand being a random real value between 0 and 1. You can use this to scale an integer.