Altera_ForumHonored Contributor13 years agoHow to force internal RAM usage in Quartus I have a DE2-70 dev kit and would like to set up a couple of internal RAM 2D bit arrays. I will NOT be using SOPC/Qsys but would like to access these in Verilog. I have looked up the correct way to b...Show More
Altera_ForumHonored Contributor13 years agotry: settings -> Alalysis&Synt. -> More Settings -> Allow Any Ram Size for Recognition j.a
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG