How to fix warning when using parameters in verilog file in component editor.

Hello! I doing a design for an old system using Cyclone II device and developing with quartus 11 and sopc builder. I have a verliog file <design.v> that use with component editor to create an IP. In...