Forum Discussion
Altera_Forum
Honored Contributor
8 years agoHow to ensure multiplexer priority levels coded in VHDL
Hi, How to ensure a value "CAFE" on the register Reg_In with the RTL code:Reg_In <= X"CAFE" when A = '1' else In_1 when K = '1 else In_2 when L...
Altera_Forum
Honored Contributor
8 years agoYou need to post the code.