Forum Discussion

JPye's avatar
JPye
Icon for New Contributor rankNew Contributor
7 years ago

How to eliminate sporadic errors on Stratix-V designs?

Our company makes products using a board we designed which has two Stratix-V parts. We have various FPGA designs that operate on this board already. We were recently motivated to change and add some ...
JPye's avatar
JPye
Icon for New Contributor rankNew Contributor
7 years ago
Hi KTan9, Thank you for your interest. Of course more details are needed so I appreciate your question. I am new to the Intel forum so only now beginning to understand how to interface it well. We are right now looking into how to best investigate our problem. If I can I will get back to you with details. Regards.