how to "duplicate nodes" and "reduce levels of combinational logic" to remove negative slack in timing analysis Quartus??

I am trying to design ddr3 interface using Qsys in Quartus Prime Lite Edition for cyclone V GT (5CGTFD9E5F35C7) Development board. While running timing analysis, I am facing setup and hold violation...