Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

How to define clock generated by the other clock?

Supposed we have CLKA = 100MHz. Then we generate CLKB = 200MHz based on CLKA, pls see the following picture: http://blogimg.chinaunix.net/blog/upfile2/080109103218.jpg In TimeQuest, how to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

You didn't post a circuit, but I guess it's a delay chain with XOR gate. This "poor man's" frequency doubler will hardly have a symmetrical duty cycle.