Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to cut clock speed in half?

Im using the latest web edition of Quartus II and am only a few days old to Verilog HDL. I have been able to program the Cyclone II FPGA to blink an LED, woohoo! I am now trying to use some other cod...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Another idea is to use an enable and "enable" it on every other other clock. This way you keep the same clock, and don't have to slow down your circuit. However, if you can get by with 25MHz like you mentioned that's always an option. Sometimes KISS is the best way to accomplish something, unless you have time to experiment and want to try a few alternatives.