Altera_ForumHonored Contributor16 years agohow to connect PLL output to default pin I am using Quartus II 9.0 to synthesize for a Cyclone III part. I want the C0 output of PLL4 to go to pin T16. According to the pin planner, this is the default output for PLL4. I can assign th...Show More
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG