Forum Discussion
JLevi1
New Contributor
8 years agoHow To Avoid GND Synthesized As Routed Net?
I have a net that is getting synthesized as a fixed logic '0' value and then routed to 900+ logic element endpoints in the design. This net is named "~GND" and does not exist in the Verilog source co...
JLevi1
New Contributor
8 years agoHmm, pasting the screenshot into the forum post is not working for me. I cannot see the image using Firefox browser. I could see the screenshot fine before submitting but then it disappears after submitting. As a result, I am attaching the screenshot image to his 3rd post as a file.