Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to avoid delay
Hello everyone, My problem is that i have an output available at a current clock cycle and i need to be read at the same clock cycle by another register. My top level entity is where i i...
Altera_ForumHonored Contributor
Honored ContributorFPGAs are good at parrellel logic. If you need Lx at different places, then create copies of it.
