How to add constraint to Pll clk output

--- Quote Start ---

i don't think it is the problem in design.

--- Quote End ---

Most timing violations disappear, if you reduce the clock frequency. It's also normal behaviour, that the timing depends on design place and route, so it's changed when you add or remove modules.

As said, you won't get far without understanding the nature of the timing violation.