Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

how set minimu delay (constraint) with TIMEQUEST

Hello, In attach file small project example. I modified file “rx_clk.sdc” with timequest. Because I want set a min or max delay path between two register If you open rx_clk.sdc you...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Thank for you help

If you look my attach design

in cpd_top.vhd i recover a clock (rx clock) with

input DIN and SIN.

And for my design i need path delay rx clock greather than path DIN.

therefore i want expand path of DIN.

i need respect the rule PATH DIN < PATH rx_clk - setup flip flop

thank you

excuse for my bad english