Forum Discussion
2 Replies
- sstrell
Super Contributor
There is no need to manually add this component into a system design. It is automatically added into the interconnect as needed when you generate the system. What are you trying to do?
#iwork4intel
- MSenk1
New Contributor
Thank you,
I learnt that I have to use the Avalon_clock_crossing_bridge instead of the older 'slave_translator'.
I had to generate my own read_data_valid, but finally it works.
A hint in the documentation that the older 'merlin' based connectors are replace by the Avalon_clock_crossing_bridge would have help a lot.
Thanks
Mike