Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

How can we do pipelining between CPU thread and FPGA kernel?

I want to do pipelined processing between the host and FPGA. Say I have kernel0 implemented on host while kernel1 implemented on FPGA. Kernel0 may generate 1000 data where kernel1 will process t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

--- Quote Start ---

I am very interested in using the direct host to kernel channel but I can't find any documentation on how to implement it. Does someone have some pointers ?

--- Quote End ---

Check Section "Intel FPGA SDK for OpenCL Programming Guide, Section 5.5.6".