Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow can we do pipelining between CPU thread and FPGA kernel?
I want to do pipelined processing between the host and FPGA. Say I have kernel0 implemented on host while kernel1 implemented on FPGA. Kernel0 may generate 1000 data where kernel1 will process t...
Altera_ForumHonored Contributor
Honored ContributorI am very interested in using the direct host to kernel channel but I can't find any documentation on how to implement it. Does someone have some pointers ?
