How can make DSPBuilder generate verilog?

Hello,

When I use DSPBuilder to create a project and I want it to generate verilog, but it always generate VHDL. How can I set some parameter to get what I want.

Thank you.