sllauceNew Contributor5 years agoHow can i solve: # can't read "Startup(-L)": no such element in array see attached documents! 2020-10-08_10-26-37.png9 KB2020-10-08_10-23-59.png119 KB
ParijatNew Contributor to sllauce5 years agoGo to the "Library". Find the your verilog file. It should be under work folder. Right click and then click Simulate. This should initialize simulation.
Recent DiscussionsModelSim Intel FPGA Ed. 2020.1 not updating changes to HDL Filequartus ii sub app windows download is too slow.Unable to generate Agilex 5 bitstream with Quartus Prime Pro 25.1.0.129Solvedsubmit ticket issuesdcfifo problem
New Contributor
