How can I know what compiled libraries needed for my design simulation?

--- Quote Start ---

Using VHDL, you map libraries directly:

library some_library;
use some_library.some_package.all;
....
  --direct instantiation
  some_inst : entity my_library.some_entity(ent_arch)
  generic map ()
  port map ();
 --etc

So as long as you have the libraries mapped in modelsim, you write code like the above to access them. If they are not mapped, you'll get and error when you compile.

Verilog has no idea of libraries, so it will primarily search the work library for a design unit. YOu can add libraries to the search with the -L option on vsim:

vsim some_entity -L library1 -L library2 etc

--- Quote End ---

"vsim some_entity -L library1 -L library2"， this is what I want to ask. I have to add these libraries otherwise I can't simulate. However, for a specific design, how can I know what libraries I need? E.g. I make a design in a cyclone IV chip with some IPs: FIFO, PLL. I know I need cycloneiv_ver, and what libraries need for IPs like FIFO, PLL? How can I know that?

Now the approach I take is: I run the simulate through nativelink, and check the generated .do file to read the command. Anyother better approach?

And for VHDL design, do I need to add libraries with command:

vsim library1 library2 ……

Thanks.