How can I generate Verilog IP in Megafunction?

Hi guys: I'm trying to instantiate a FIFO in Megafunction, however the file is in VHDL, how can I generate or convert it to Verilog? Is there any way to set the megafunction to output a Verilog ...