Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Help with Creating delay to signals

I have written a simple program just to get a Clow how to do a slight delay to a signal. Entity delay is Port(sw: in std_logoc; X: out std_logic_vectot(0 to 15); Y: ou...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

after N ns is only meant for simulation, it is not synthesisable.

For delays, you will have to use the system clock and some delay machanism (like a counter and enable) to get this to work. But why do you only want a few ns delay? unless you have a very fast clock, that wont be acheiveable. And smacks of poor timing relationships in your design.