Altera_ForumHonored Contributor11 years agoHelp with a simple RAM code - VHDL Hello everyone, So I have been trying to write a simple VHDL code for a RAM with the following conditions, no success yet. Can anyone please help me with a code?. 1. Say I need a 2KB RAM ...Show More
Altera_ForumHonored Contributor11 years agoI attach the file if it helps (change extension back to .mif)filename.txt11 KB
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG