Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

help to understand the protocol pcm

hi

Please I'd like to know how the protocol works pcm (pulse code modulation), ie how to transfer data or how to receive data with details

thank you

10 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi Radouane,

    There is alot around.

    In principle it is just ADC/DAC realy. i.e. quantise signal(audio) through ADC then pass in channel thn recover by DAC. Coding of DAC/ADC levels are nonlinear. You got codec on your board, use it, thats all in principle, just

    DAC/ADC utilised as long comm technique for audio(telephone)

    ADC/channel/DAC one direction

    ADC/channel/DAC opposite direction

    The analogue audio input will need LPF(anti-alias)

    The analogue output signal will need LPF(anti-image)
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    The nonlinear coding is for having uniform signal/quantisation noise ratio.

    remember quantisation(rounding) erorr = 1/2 LSB anywhere on the staircase.

    so the effect of error is greatest for low signal values.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Coding of DAC/ADC levels are nonlinear.

    --- Quote End ---

    No, not generally. This is the case with some traditional low resolution PCM codings. But PCM is also a transmission protocol used by 24-Bit audio ADC and DAC, and it's obviously linear coded.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    i agree, most audio CODEC's PCM is linear quantized.

    perhaps you're thinking of a-law and mu-law?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    then again OP didn't specify audio. do you have a specific converter in mind?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    In this thread and it's predecessor, I feel like in a guessing game, where direct questions and answers aren't allowed. I already tried to throw some light on, without much success.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I was indeed referring to the A & u law of early days (CITT). old age.

    If linear, how do they then improve S/N ratio for low signal values?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Fair enough but I am thinking of 8 bit audio as main candidate for PCM...

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi Altera Guru, i need a help

    i'm new to this king of FPGA design development.

    We have some DAA modules (PCM highway slaves) and they should be connected to the PCM bus, which physically located on PCB.

    PCM bus consists of 4 signals CLK, FSYNCN, Tx and Rx - it is serial transmission and it can have up to 128 timeslots(channels). PCM master should be located in FPGA and controlled by the NiosII.

    Actually I have a lot of questions, but more actual are:

    How a slave device(see DAA, SLIC) can know in which time slot it transmits a data and how master can extract form the serial stream which data belongs to which slave device?

    Generally how master/slaves are controlled, if my slaves are located outside the FPGA and master is located in the FPGA and controlled by NiosII?

    I appreciate any help.