Altera_ForumHonored Contributor12 years agoHelp! Not getting the right output This assignment involves detecting two different strings of 12 bits and outputting a 1 or 3 depending on which string is detected then output that to a seven segment display. The other requirements a...Show MoreSequence Detector VHDL Code.pdf151 KB
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5