Help!! Issue with large adder design!!

Hi, I am trying to build a very large adder, that almost fill all the possible logic elements on the fpga chip, and test it performance. however with the current code, when increase my adder s...