Help in Verilog Code: Edge Trigger

I am working with Altera Cyclone V FPGA Board. Design Goal : I need to run counter using SOPC and NIOS Design Process: Using Verilog Code Generating Trigger for 500ns Generating Counter data ...